Mesoscopic transport phenomena in the low temperature behavior of MOSFETs with channel lengths down to 30 nm are demonstrated. N-channel MOSFETs show reproducible unexpected periodic transconductance oscillations in the drain current I D versus gate voltage V G characteristics. The oscillations, present from the sub-threshold region up to strong inversion, are reproducible from sample to sample and with temperature cycling. No dependency of the oscillation period on gate oxide thickness or channel length could be observed and the period of the oscillations does not change in magnetic ®elds up to 15 T. Various electric transport models for MOS systems are analyzed, such as hopping conduction, resonant tunneling, universal conductance¯uctuations, weak interference between source and drain junctions, carrier density quantization and Coulomb blockade. #
Introduction
The aggressive scaling of MOSFET devices to dimensions below 100 nm turns the eects of quantization in the channel of these devices into an area of increasing importance. Many groups have reported mesoscopic phenomena in the electrical behavior of ultra short channel structures [1±5] . This is the ®rst time that such phenomena is reported in a conventional bulk MOS system, suggesting that the electrical behavior of ultra short channel devices may still be an open question.
Phenomenology
Devices with channel lengths L between 30 and 100 nm and channel widths W between 0.6 and 100 mm, processed on (100) silicon as described in Ref. [6] , are studied at low temperature (0.3 K < T < 35 K). The samples have been processed in dierent runs, with gate oxide thickness (t ox ) of 4.5, 7.0 or 8.7 nm. The depth of the lightly doped drain (LDD) is 10 nm or 15 nm. For the sake of comparison some devices without LDD have been processed.
The typical I D Â V G characteristics for nMOS devices at low temperature are depicted in Figs. 1±3. As the gate leakage current is always below 10 pA, tunneling through the gate oxide can be neglected. The measured input characteristic shows unexpected periodic oscillations with negative dierential resistance (NDR). Although oscillations are always present, for devices with LDD as well as for devices without LDD, not all samples clearly show the periodicity observed in Figs. 1±3, which may be due to superposition of dierent physical phenomena involved in the electrical transport, as discussed below.
No apparent relationship between the period of the oscillations and t ox , W, L or channel doping concen-
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0038-1101/99/$ -see front matter # 1999 Elsevier Science Ltd. All rights reserved. PII: S 0 0 3 8 -1 1 0 1 ( 9 9 ) 0 0 0 6 0 -X tration could be observed. For all samples the oscillation period in the region near the threshold voltage (V TH ) is about 35 mV in gate voltage. These are followed by oscillations with a period of nearly 100 mV in the higher V G region. The 35 mV period oscillations are better resolved for the L=30 nm samples, as can be seen in Fig. 2 . For these samples, the oscillations with a period of 100 mV in V G are hard to be recognized at T>4.2 K. Samples with the shortest gate lengths show the strongest periodic oscillations, the same as observed by Poole et al. [5] in GaAs FETs. Up to now we were not able to ®nd periodic transconductance¯uctuations in devices with L>100 nm. The periodic pattern smears out with rising temperature or increasing drain voltage, but can be found at temperatures up to 35 K and drain source electrical ®elds up to 2.4 kV/cm, corresponding to a drain bias of 12 mV for the L=50 nm devices. No dependence of the oscillation period on temperature (Fig. 4) , drain voltage or magnetic ®elds up to 15 T (Fig. 5) could be observed. The smallest drain voltage applied during measurement was 0.1 mV, using a HP4156A with Kelvin connections or a low noise lock-in ampli®er. The oscillations are reproducible with temperature cycling. Fig. 6 shows a typical output characteristics at low temperature. The solid curve marked with full circles is for the device biased at a gate voltage corresponding to a peak in the input characteristics. The dashed line marked with open circles corresponds to the gate bias of a valley. A so-called drain threshold voltage due to lack of source-gate overlapping [7] was not observed in our devices.
Discussion
In this section dierent phenomena that can account for channel conductance¯uctuations in MOS devices are analyzed and compared to our experimental results. Coulomb blockade seems to best ®t the experimental data. 
Hopping conductance and resonant tunneling
Imperfections as charged centers in the oxide, surface roughness or random¯uctuations in the dopant concentration can cause discrete bound states or random surface potential¯uctuations. In the limit of zero temperature the conductance of such a sample will be limited by tunneling through the potential barriers. For ®nite temperatures phonon-assisted tunneling may become important, as shown schematically in Fig. 7 for the one dimensional case. This thermally activated conduction mechanism is called variable range hopping, because dierent hops dominate the conduction when temperature or Fermi level are sweeped.
The resistance of a hop is an exponential function of the geometrical separation of the sites and their energy dierence, both of which are expected to be random variables. The activation energy is ®xed as long as a given hop limits the current. However, when the temperature is lowered enough, the resistance of that hop becomes high enough that the electron will hop to a more distant site with smaller activation energy. This mechanism is the origin of the variable range hopping itself. At very low temperature only hopes with energy within the Fermi levels of the reservoir will be energetically reachable. Then resonant tunneling is the only conduction mechanism.
Based on this facts one could suggest two dierent scenarios underlying current transport in our probes: variable range hopping or resonant tunneling.
Starting from the work of Adkins, Pollit and Pepper [8] , and based on our experimental results (characteristic temperature of the order of 35 K for the V G range studied) and on the geometries of our devices, the decay length 1/a can be estimated to be of the order of some nanometers, if two-dimensional variable range hopping is to be observed. The two-dimensional density of localized states can be estimated as being 1.6 Â 10 14 eV À1 cm À2 . This leads to a most probable hopping length of the order of 15 nm at 0.35 K, the lowest temperature at which measurements where carried out, and of the order of 4 nm at 35 K, the highest temperature at which the oscillations could be observed.
For a sample as 84/T10 (see Fig. 2 ) with L=50 nm and W=1 mm, the area is A=L Â W=5 Â 10 À11 cm 2 . With the two-dimensional density of states assumed, there are 8 Â 10 4 states per eV for this device area. At 0.35 K one gets approximately 2 states within k B T. At 4.2 K approximately 29 states. Probably three to ®ve times this number can be expected to contribute to the conduction [4] . With this dierence in the number of states distributed within k B T and the related change in the most probable hopping length, one would expect a change in the pattern present in the measured current versus voltage characteristic of the samples with temperature, i.e., that the percolation path would be build up by dierent hops at dierent temperatures. This was not observed. The oscillation are smeared out with rising temperature, but the pattern does not change.
Variable range hopping is also not expected to produce a pattern that is reproducible between samples and periodic in gate voltage. Furthermore, asymmetrical and rectifying behavior is expected when source and drain are interchanged, depending on the particular structure of the percolation path. This could not be observed.
The numerical results used above are crude but realistic approximations, and the qualitative behavior would remain the same if more precise values for the parameters were available.
Thus, it is very unlike that the pattern measured is a consequence of hopping conduction.
The competing possible transport mechanism, resonant tunneling, is also not expected to produce a pat- tern that is periodic and reproducible between samples. Furthermore, if electrons are to be localized, the tunneling conductance must be less than e 2 /h. For some samples the dierence between the conductance values of a peak and the subsequent valley is more than e 2 /h. Hence, the pattern observed cannot be the consequence of tunneling through a single resonant state. Of course, one could have two or more tunneling channels in parallel, all of them at the same resonant level. However, if a magnetic ®eld is applied normal to the sample in the disordered region the position, height, and width of every individual peak is expected to change in a random way [9] . Peaks that overlap at zero magnetic ®eld should separate as a magnetic ®eld is applied and become discernible. This was not observed.
Weak interference between source and drain junctions
If the channel length is of the order of both the de Broglie wavelength of the electrons at the Fermi surface l F and the inelastic scattering length, quantum mechanical phenomena are expected to be observable in the electrical carrier transport. Omura et al. [1] suggested that in this case weak interference between source and drain should occur. Weak interference predicts that the transmission probability of an electron from the source to the drain should depend on the relation between eective channel length L e and Fermi wave length l F . Approximating the inversion layer capacitance as C ox =E ox /t ox one ®nds the following relation for the values of the eective gate bias V Ge at which a peak in the channel conductance is expected
where n is an integer and g v is the valley degeneracy. This relation clearly predicts a peak separation DV Ge that increases linearly with the peak number n, in contrast to the constant peak separation found in our experimental results. The strong dependence on L e predicted by (1) is also not in agreement with our experimental ®ndings, since no relation between channel length and peak separation was observed. It is also worth noting that Omura et al. [1] carried out their measurements at 39 K, a temperature at which many peaks are hard to recognize, specially the ones at higher V G values.
Density quantization
Hansch et al. [2] did also observe periodic oscillations in the output characteristics of MBE-grown vertical MOSFETs. The oscillations measured are similar to those found in this work. These authors do analyze their experimental data in the framework of a new transport model, charge carrier density quantization. Assuming a quantization in charge density, a dependence of the gate voltage steps between peaks on t ox is expected. This could not be observed in our samples.
Coulomb blockade
Next we will compare our experimental results with the predictions of the Coulomb blockade model. Coulomb blockade is expected to be important if the charging energy e 2 /2C TOT of the device becomes comparable to the thermal energy k B T. Fig. 8 shows a schematic cross section of such a device.
The most reasonable approach to this task seems to be modeling the electrical transport characteristics of the devices as being the result of two conduction mech- anisms occurring in parallel: (a) the conventional driftdiusion transport and (b) single electron transistor (SET) action.
In order to realistically compute the current contributed by possible SET action the parameters will be estimated based on our experimental results. In this procedure a`best case' study will be done, i.e. values as close as possible to the limiting conditions will be set to the parameters. Doing so, it will be possible to conclude if the phenomena observed in the experimental data may be originated by SET action or not.
As the oscillations can be observed at temperatures up to 35 K, the total capacitance of the island has to be much less than 38 aF. In order to get gate voltage steps DV G =100 mV between conductance peaks of, the typical DV G found in the experimental results, the capacitive coupling C IG between the island and the gate electrode has to be 1.6 aF. But this can not be equal to the total capacitance of the island C TOT . For an island with C TOT =1.6 aF, SET action should be noticeable even well over room temperature and at drain source biases of the order of 100 mV. Hence, additional capacitive coupling between the island and the surrounding environment, e.g. the source and drain electrodes or bulk, must be assumed. The value of this capacitive coupling was used as ®tting parameter to get the best possible agreement between experiment and the simulations, as described below.
In order to talk about electrons being localized on the island, the tunneling resistance R T must be much greater than h/q 2 I 26 kO, accounting for two-fold spin degeneracy [10] . This value is used for R T . Doing so the maximum drain source current I DS that can be theoretically carried by a single SET is obtained. As already stated above, for some samples the dierence between the conductance at a peak and at the subsequent valley is more than e 2 /h. Hence, one would need at least two SETs in parallel in the channel of the device to measure this conductance dierences.
Another experiment was carried out to determine C IS and C ID . If V G is kept constant and V S is swept while keeping V DS constant, the gate voltages at which the conductance peaks occur are shifted. This is a consequence of shifting the charging energies to more positive values. The peak widths and heights measured in this traces are nearly the same as the ones obtained in the I D Â V G characteristics. Neither in this experiments nor in the I D Â V D , nor in the V G Â I D measurements, could a change in the traces be observed when source and drain were interchanged. Based on these facts, one would conclude that the capacitive coupling of the island with each of these three electrodes (gate, drain and source) is equally strong.
Using the above values for the parameters, the electrical transport characteristics of our devices can be simulated. The current component due to SET action is simulated using SIMON1.1 [11] . The component due to drift-diusion transport is evaluated using DESSIS [12] .
The parameters for the conventional drift-diusion simulator where determined using the process simulator DIOS [12] . A total island capacitance C TOT =16.6 aF, was assumed. This value of C TOT Simulation results are shown in Fig. 9 . As one can see, reasonable agreement with experiment is obtained. This means that the observed phenomena could be Coulomb blockade, although some questions, as the origin of the islands, remain open.
Isolated charge carrier islands can exist if the channel potential is strongly nonuniform. A nonuniform potential can result from ®xed charges in the channel and in the oxide and from very strong local¯uctu-ations in the channel dopant concentrations [13] . However, it is very unlike that potential barriers high enough to cause localization at strong inversion can be obtained. As the pattern is reproducible between devices, the mechanism responsible for the formation of the island has to be deterministic. All mechanisms responsible for the formation of potential barriers in the channel are expected to be of stochastic nature. Furthermore, the fact that both width and height of the peaks are the same for I D Â V G traces as well for traces where V S is sweeped while V G and V DS are kept constant, may suggest that a model that accounts for uctuations periodic in channel carrier concentration should be favored.
Last, one expects to observe the`Coulomb staircase', a series of equal steps in the I D Â V D curve, because a new conductance channel opens up whenever V DS increases enough to add another electron to the isolated segment. We have searched carefully for such an eect and have not seen it.
Defects and universal¯uctuations
Transconductance¯uctuations due to the alternate trapping and emission of carriers by defects, e.g. interface traps, are also expected in small area devices [14, 15] , but these are not expected to produce a pattern that is periodic and reproducible from sample to sample. We think that they can even avoid the measurement of the periodic pattern. For the same reason, universal conductance¯uctuations, as predicted by Lee and Stone [16] for disordered systems, are also very unlike to be the phenomena observed here. To our point of view, only a very uniform, high quality (i.e. lack of defects, etc.) material forms a homogeneous channel, which is necessary for the periodicity in the pattern of the devices.
Conclusion
The periodic conductance oscillations found are a surprising phenomenon. Though they are fairly reproducible and no dependency on device geometry could be observed, it is easier to ®nd them in the smallest devices. The model that can best ®t the experimental results is Coulomb blockade, although some questions remain open.
